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Abstract This paper presents a combination of novel fea- 
ture vectors construction approach for face recognitionusing 
discrete wavelet transform (DWT) and field programmable 
gate array (FPGA)-based intellectual property (IP) core 
implementation of transform block in face recognition sys- 
tems. Initially, four experiments have been conducted 
including the DWT feature selection and filter choice, fea- 
tures optimisation by coefficient selections and feature 
threshold. To examine the most suitable method of feature 
extraction, different wavelet quadrant and scales have been 
evaluated, and it is followed with an evaluation of different 
wavelet filter choices and their impact on recognition accu- 
racy. In this study, an approach for face recognition based on 
coefficient selection for DWT is presented, and the signifi- 
cant of DWT coefficient threshold selection is also analysed. 
For the hardware implementation, two architectures for two- 
dimensional (2-D) Haar wavelet transform (HWT) IF' core 
with transpose-based computation and dynamic partial 
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reconfiguration (DPR) have been synthesised using VHDL 
and implemented on Xilinx Virtex-5 FPGAs. Experimental 
results and comparisons between different configurations 
using partial and non-partial reconfiguration processes and a 
detailed performance analysis of the area, power consurnp- 
tion and maximum frequency are also discussed in this paper. 
Keywords Field programmable gate array (FPGA) . 
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1 Introduction 
The use of biometric systems is growingrapidly. Face rec- 
ognition technology has the potential to be a convenient, 
robust biometric, used for many applications [I]. Currently, 
recognition rates are adversely affected by variation in illu- 
mination, pose, gesture and other factors [Z]. Muchresearcb 
is currently being undertaken in face recognition and has a 
large number of potential applications, such as portof entry 
logging, building access control, criminal identification and 
attendance logging [3]. On top of that, a number of com- 
mercial face recognition systems have been developed, 
including products from Cognitec [4], L-l Identity Solutions 
[5], Geometrix [6], Technest [7] and Animetrics [S]. 
In this study, both software simulations and an imple- 
mentation of intellectual property (lP) core for hansform 
block in the face recognition systems are discussed. Xni- 
tially, four experiments have been conducted including the 
discrete wavelet transform (DWT) feature selection and 
filter choice, features optimisation by coefficient selections 
and feature threshold. To examine the most suitable 
method of feature extraction, different wavelet quadrant 
and scales have been evaluated, and it is followed with an 
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sed: the software simulation of a novel feature vectors 
Fig. 12 Influence of transform size on maximum frequency (MHz) constructioll approach for face recognition using DWT and 
for I-D HWT modules the IP core implementation of transform block in the face 
to perform matrix transformation operations. Moreover, recognitio~l systems. 
complexity in addressing and accessing large databases The first set of experiments performed focused on the 
have resulted in vast challenges from a hardware choice of DWT features. It reveals that, where direct 
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coefficient values were used forrecognition, theLLquadrant on Circuits and Systems, 2005. ISCAS 2005, vol. 6, 62524255 
provided the best results. For the wavelet filters tested, the (2005) 
2. Nicholl, P., Ahmad, A,, Amira, A,: A novd feature vectors highestrecognition rate achieved for this quadrant was 95%. 
construction approach for face recognition. In: Gavrilova, M., 
The highest accuracies for the HL, LH and HH quadrants Tan. C.. Moreno. E. leds.! Transactions on Camoutatianal Sci- 
. ~~~~ 
were 78,74 and 66%, respectively. However, these tests did ence XI. ~ e c t u i e  Notes in Computer Science, val. 6480, 
not provide enough information to indicate whether partic- pp. 22S248. Springer, Berlin 
ular scales perform consistently better than others. 3. Zhao. W., Chellappa, R., Phillips, P.J., Rosenleld, A,: Face rec- ognition: aliterature survey. ACM Camput. Sun. 35(4), 399-458 
The second set of tests has been designed to examine (znnz) ~-..., 
which wavelet filters were the most effective at extracting 4. http:llwww.cognitec-systems.de. Accessed 10 Jan 2009 (online) 
features forfzlce recognition the database. l-he 5. http:I/www.llid.cam. Accessed 10 Jan 2009 (online) 
6. http:llwww.geometrix.com. Accessed 10 Jan 2009 (online) 
recognition rates were for five 7. http://www.genentech.com, Accessed 10 Jan 2009 
filters each from the Daubechies, symlet, Coiflet and bier- 8. http://www.animetri~~.~~m, Accessed 10 Jan 2009 (online) 
thogonal wavelet families. LL coefficients were used as 
features, with the first five scales investigated. The results 
indicated that there was no strong link between choice of 
wavelet family and recognition rate, although Coiflet 
wavelets produced the most consistent performance, across 
various filters and scales. When the results from all wavelet 
families and filters were examined together, there was no 
obvious correlation between the support size of the scaling 
filter and the maximum recognition rates. 
The choice of scale did appear to have some effect, with 
the second, third and fourth scales outperfo~ming the first 
scale by a small margin and the fifth scale by a significant 
margin. In case of feature optimisation by coefficient 
selections, the results show that DWT coefficient selection 
has increased maximum recognition rate in 16 out of the 20 
cases tested. For instance, recognition accuracy increased 
from 94 to 97% for the Coiflet 3 wavelet, first scale. 
For the feature threshold, two approaches have been 
investigated, which are PMA and ORA. Results obtained 
shown that the PMA is an ineffective approach, with rec- 
ognition accuracy decreasing by an average of 0.025% 
from the results obtained without DWi" coefficient selec- 
tion. Unlikely, results for ORA approaches indicate better 
recognition accuracy by an average of 0.6%. 
On the contrary, two architectures for 2-D HWT IP 
cores have been proposed for the transform in the proposed 
face recognition system based on transpose computation 
and partial reconfiguration. To sum up, comparative study 
for both non-partial and partial seconfiguration processes 
has shown that DPR offers many advantages and lead to a 
promising solution for implementing computationally 
intensive applications such as face recognition systems. 
Using DPR, several large systems are mapped to small 
hardware resources and the area, power and maximum 
frequency are optimised and improved. 
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